



# **Thunderbolt™ Release Notes For Ice-Lake Integrated Thunderbolt (iTBT) D-Step**

**Release Notes - NDA**

---

***February 2020***

***Revision 80.0***

**Intel Confidential**



## Legal Disclaimer

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725, or go to: <http://www.intel.com/design/literature.htm>

This document contains information on products in the design phase of development.

Intel, the Intel logo, Thunderbolt and the Thunderbolt are trademarks of Intel Corporation in the U.S. and/or other countries.

\*Other names and brands may be claimed as the property of others.

Copyright (C) 2020, Intel Corporation. All rights reserved.



## ***Audience***

---

This document intended for use by OEM software developers, test and validation engineers, and system integrators.



# Contents

---

1	Introduction .....	6
	1.1 Scope of Document .....	6
	1.2 Acronyms .....	6
	1.3 Naming Convention .....	6
2	Features Supported .....	7
3	New Features—RCRs .....	8
4	Issue Status Definitions .....	9
	4.1 Fixed Issues in this Release .....	10
	4.2 Known Issues—To Date .....	11
	4.3 Archive—Fixes in Previous Releases .....	12



## Revision History

---

Revision Number	Description	Revision Date
60.0	Initial release for iTBT D-Step	November 8, 2018
61.0	ICL-U/Y iTBT D-step release	January 20, 2019
62.0	ICL-U/Y iTBT D-step release	February 4, 2019
63.0	ICL-U/Y iTBT D-step release	March 7, 2019
64.0	ICL-U/Y iTBT D-step release	March 18, 2019
66.0	ICL-U/Y iTBT D-step release	April 3, 2019
67.0	ICL-U/Y iTBT D-step release	April 11, 2019
68.0	ICL-U/Y iTBT D-step release	April 18, 2019
69.0	ICL-U/Y iTBT D-step release	April 24, 2019
70.0	ICL-U/Y iTBT D-step release	May 1, 2019
71.0	ICL-U/Y iTBT D-step release	May 23, 2019
72.0	ICL-U/Y iTBT D-step release	June 12, 2019
73.0	ICL-U/Y iTBT D-step release	July 12, 2019
74.0	ICL-U/Y iTBT D-step release	August 1, 2019
75.0	ICL-U/Y iTBT D-step release	September 5, 2019
76.0	ICL-U/Y iTBT D-step release	October 10, 2019
77.0	ICL-U/Y iTBT D-step release	November 19, 2019
79.0	ICL-U/Y iTBT D-step release	January 9, 2020
80.0	ICL-U/Y iTBT D-step release	February 13, 2020



# 1 Introduction

---

## 1.1 Scope of Document

This document provides component-level details of the downloaded release and the contents of each folder in the release.

## 1.2 Acronyms

Term	Description
TBT	Thunderbolt™
HR	Host Router
EP	End-Point
AIC	Add-In Card
LR	Light Ridge (Thunderbolt™)
PR	Port Ridge (Thunderbolt™)
CR	Cactus Ridge (Thunderbolt™)
RR	Redwood Ridge (Thunderbolt™)
FR	Falcon Ridge (Thunderbolt™ 2)
AR	Alpine Ridge (Thunderbolt™ 3)
TR	Titan Ridge (Thunderbolt™ 3)
YFL	Yosemite Falls
ICL	Ice Lake
DP	Display Port
CM	Connection Manager
LC	Link Controller
HDCP	High-bandwidth Digital Content Protection
DB	Delta Bridge – TBT Retimer
P2P	Peer-to-Peer

## 1.3 Naming Convention

<project name>\_<Si stepping>\_<image rev>.bin

For example,

<project name>:  
YFL, AR, TR, etc.

YFL\_D0\_Rev1.bin – Yosemite Falls D0 stepping Revision 1



## 2 Features Supported

---

Supported = ✓ Limited Support = ⚠ Not Supported = ✗

Technology	Support
Thunderbolt Link 20/40G (Rounded)	✓
Thunderbolt Link 20.3/40.6G (Non-Rounded)	✓
DP Tunnel	✓
PCIe traffic	✓
RTD3	✓
TBT Wake	✓
Sx	✓
Thunderbolt Link Power Management (CLx)	⚠
P2P	✓



### 3 New Features—RCRs

RCR #	Title	Change Info	Status
80.0	New CM memory-based logger	<b>Sighting #:</b> <a href="#">1306843592</a> <b>Affected Component:</b> CM <b>Fix:</b> Added CM FW memory-based logger capability (works together with NPK).	All
72.0	Speed setting for testing purpose	<b>Sighting #:</b> <a href="#">1807771943</a> <b>Affected Component:</b> LC <b>Fix:</b> Added support for <i>Force Ports Speed</i> command.	All



## 4 *Issue Status Definitions*

---

This document provides sightings and bugs report for Integrated Thunderbolt™ SKUs. At the time of a milestone release, this report will be distributed with the Intel® TBT Release and will provide information on new issues and the status of old issues (replacing the Release Notes document).

**Closed Issues:** This category will only display closed issues within the current Intel® TBT release. After each release, old issues will be dropped down to the "Archive" section and then new closed issues will take its place back up top for the next release. If an issue is posted in this section, it will indicate that the issue has been verified and fixed within the one that is being released.

**Known Issues:** This category will display all Known Issues since the initial release and will remain in this section until fixed or noted otherwise. "Known Issues" are still under investigation and may or may not be root caused.

**Archive – Fixes in Previous releases:** This category will display all closed issues that were closed in their respected release#. This section will serve as a history of fixed issues.

**Sightings listed in this document apply to the Integrated Thunderbolt™ SKUs unless noted otherwise in this document or in the sightings tracking systems.**



## 4.1 Fixed Issues in this Release

Issue Closed in Release #	Title	Details	Affected SKUs
80.0	<b>Some monitor flash after the display is up when both MST is on and DM is running</b>	<p><b>Sighting #:</b> <a href="#">2209552982</a>  <b>Affected Component:</b> DP  <b>Impact:</b> Some corner cases (timing) can cause mismatched aux request / response, which can cause link training failure. Which results in monitor to flash after normal display when Multi-Stream Transport is on and Display Manager (DM) is running.  <b>Fix:</b> Fixed the interface between firmware and hardware accelerator.</p>	<b>All</b>
80.0	<b>DP adapter resets every 5 sec with LTTPR enabled in DP Tunnel</b>	<p><b>Sighting #:</b> <a href="#">1307052557</a>  <b>Affected Component:</b> DP  <b>Impact:</b> DP_IN does not set the CMN_CAP valid bit to CM and as a result no video.  <b>Fix:</b> Fix in capabilities flow in LTTPR non-transparent mode.</p>	<b>All</b>
80.0	<b>Specific Type-C monitor connected to TBT port on specific dock fails to display</b>	<p><b>Sighting #:</b> <a href="#">1307006871</a>  <b>Affected Component:</b> CM  <b>Impact:</b> Connect Type-C monitor to TBT port on specific dock fails to display.  <b>Fix:</b> Removed the unneeded Firmware (FW) writes which were introduced in previous work around for MST display.</p>	<b>All</b>



## 4.2 Known Issues—To Date

Issue Found in Release #	Title	Details	Affected SKUs



## 4.3 Archive—Fixes in Previous Releases

Issue Fixed in Release #	Title	Details	Affected SKUs
79.0	<b>Flicker on wake from sleep with 6k display</b>	<p><b>Sighting #:</b> <a href="#">2209620783</a>  <b>Affected Component:</b> DP and CM  <b>Impact:</b> Flicker is observed on wake from sleep with the 6K display.  <b>Fix:</b> After TBT is locked in equalization state, TBT will replay as not locked for the first status read, for the second read after 16ms it will replay with lock.            CM set TMU_STABLE CONFIGURATION in TMU port space, that set the minimum cycle for TMU clock stable to 8 (instead of infinite).</p>	<b>All</b>
79.0	<b>Display Power (600h) states transitions are not forwarded downstream to the TBT node to sinks during sleep wake transitions</b>	<p><b>Sighting #:</b> <a href="#">1307169330</a>  <b>Affected Component:</b> DP  <b>Impact:</b> Display Power (600h) states transitions are not forwarded downstream to the TBT node to sinks during sleep wake transitions.  <b>Fix:</b> Register read of dpcd 0x600 is now sending to the monitor during wake transitions.</p>	<b>All</b>
79.0	<b>Icelake single lane self-powered devices will not train</b>	<p><b>Sighting #:</b> <a href="#">1307096441</a>  <b>Affected Component:</b> LC  <b>Impact:</b> When the self-powered Port Ridge device is plugged in to Legacy adapter, which is plugged into the system, Link's does not show up.  <b>Fix:</b> LC should ignore the first LSM request, if single lane self-powered legacy device is connected.</p>	<b>All</b>
79.0	<b>ICL Boot Camp: TBT display does not light up at boot intermittently</b>	<p><b>Sighting #:</b> <a href="#">1306821292</a>  <b>Affected Component:</b> CP  <b>Impact:</b> TBT display does not light up at boot intermittently.  <b>Fix:</b> Fix for missing plug packet on DPIN port # 5 after S3. i.e. CM FW should query dp_in resources and if marked as 'can be used by CM', store it as available dp_in.</p>	<b>All</b>
79.0	<b>Unplugging while going into S0ix sleep leads to no links on wake with legacy adapters</b>	<p><b>Sighting #:</b> <a href="#">14010547529</a>  <b>Affected Component:</b> LC  <b>Impact:</b> Unplugging while going into S0ix sleep leads to no links on wake with legacy adapters.  <b>Fix:</b> LC drive LSTX to low after sending LRoff during Sx/S0ix entry flow with unconfigured device and "wake on CIO connect" is set.</p>	<b>All</b>



Issue Fixed in Release #	Title	Details	Affected SKUs
79.0	<b>System does not dark wake when a Thunderbolt 2 device is hot plugged</b>	<b>Sighting #:</b> <a href="#">1307105150</a> <b>Affected Component:</b> LC <b>Impact:</b> System does not wake when a Thunderbolt 2 device is hot plugged. <b>Fix:</b> Config wake in LSx if empty TBT2->TBT3 adapter is connected.	<b>All</b>
77.0	<b>Error upon resume from S3 and continue with video playback</b>	<b>Sighting #:</b> <a href="#">1306976485</a> <b>Affected Component:</b> CM. <b>Impact:</b> When the system wakes up from the S3 state and continues with the video playback error is noticed. <b>Fix:</b> CM clean up on boot camp in apple mode checking for SX flows.	<b>All</b>
76.0	<b>S0ix wakes while TBT Interdomain is connected</b>	<b>Sighting #:</b> <a href="#">2209195015</a> <b>Affected Component:</b> LC <b>Impact:</b> ICL Interdomain (Cross domain) S0ix wakes on sleep. <b>Fix:</b> LC doesn't config wake in LSx during S0ix entry if wake events are cleared.	<b>All</b>
76.0	<b>No DP Tunneling after switching from SW CM to FW CM</b>	<b>Sighting #:</b> <a href="#">1306821292</a> <b>Affected Component:</b> CM <b>Impact:</b> When switching from SW CM to FW CM, no DP tunnel due to misalignment in DP resources. <b>Fix:</b> FM CM will clean up the topology configuration made by SW CM before switching to operational mode.	<b>All</b>
75.0	<b>System cannot enter PKG C3 during P2P connection</b>	<b>Sighting #:</b> <a href="#">1306697139</a> <b>Affected Component:</b> CM <b>Impact:</b> System cannot enter Package C state during P2P connection. <b>Fix:</b> Increase the number of IM connected request retries from 2 to 10 as defined by Apple's IM doc.	<b>All</b>
74.0	<b>Spurious HPD interrupt with TBT2 monitor after warm reset</b>	<b>Sighting #:</b> <a href="#">1409349284</a> <b>Affected Component:</b> DP <b>Impact:</b> Spurious HPD interrupt with Thunderbolt2 monitor after warm reset. <b>Fix:</b> Detection of Interrupt (IRQ) from HW and generate the Interrupt (IRQ) from dp_in to upstream and in case of using TBT 2 monitor, Filter on HPD/IRQ detection.	<b>All</b>



Issue Fixed in Release #	Title	Details	Affected SKUs
73.0	<b>Displays connected to TBT3 dock blank out while transferring data from TBT3 Storage to SUT</b>	<b>Sighting #:</b> <a href="#">1807870871</a> <b>Affected Component:</b> CM <b>Impact:</b> Displays connected to the TBT3 dock blanks out while transferring data from TBT3 Storage to SUT which is connected behind the TBT3 dock. <b>Fix:</b> Workaround for this issue is changing back-pressure threshold due to overrun in CIO Switch.	<b>All</b>
73.0	<b>No inter domain connection notification upon boot from S5 with signed AIC</b>	<b>Sighting #:</b> <a href="#">1306569411</a> <b>Affected Component:</b> CM <b>Impact:</b> No inter domain connection notification is sent upon booting from S5 state with signed add in card. <b>Fix:</b> Handling IM not up after S5 state with signed host.	<b>All</b>
73.0	<b>Takes ~20 seconds to configuring GR PCIE tunnel if TR is connected in the middle</b>	<b>Sighting #:</b> <a href="#">1306506880</a> <b>Affected Component:</b> CM <b>Impact:</b> It takes ~20 seconds to configuring GR PCIE tunnel if TR is connected in the middle <b>Fix:</b> Fix PCIE path configuration timing from 20 seconds to 2 seconds.	<b>All</b>
73.0	<b>LSM error counter is up after un-plug</b>	<b>Sighting #:</b> <a href="#">1306183725</a> <b>Affected Component:</b> CP <b>Impact:</b> LSM error counter is up after un-plug. <b>Fix:</b> Link FSM polling adjustments are made to fix this issue.	<b>All</b>
73.0	<b>CM not configuring LR device even in Boot Camp</b>	<b>Sighting #:</b> <a href="#">1306569746</a> <b>Affected Component:</b> CM <b>Impact:</b> CM not configuring LR device even in Boot Camp (i.e. TBT1 devices are not enumerating in boot camp) <b>Fix:</b> Fix for LR (TBT 1) device connectivity in boot camp.	<b>All</b>
72.0	<b>Hotplug TBT3 TR dock with Display connected blanks out and flickering on eDP</b>	<b>Sighting #:</b> <a href="#">1607272295</a> <b>Affected Component:</b> DP <b>Impact:</b> Display blanks out on external monitor when connected behind TBT3 TR docks with 2 Displays and flickering on eDP when hot plugged in S0 state or during cold boot with Non Transparent LTPPR Driver <b>Fix:</b> Fix DPRX_READ handshake with CM by reducing dependency of AUX order in LTPPR.	<b>All</b>
71.0	<b>TBT-SSD not enumerating in BIOS and EDK shell</b>	<b>Sighting #:</b> <a href="#">1607124995</a> <b>Affected Component:</b> CM <b>Impact:</b> Thunderbolt-SSD connected behind the TBT device are not enumerating in BIOS and EDK shell. <b>Fix:</b> Added delay to wait for links to come up before <i>acking</i> connect topology command.	<b>All</b>



Issue Fixed in Release #	Title	Details	Affected SKUs
71.0	<b>TBT controller does not get in to RTD3 when one of PCIE controllers are in reset state</b>	<b>Sighting #:</b> <a href="#">2207495926</a> <b>Affected Component:</b> LC <b>Impact:</b> Thunderbolt controller does not get in to RTD3 even when one of the PCIE controllers are disabled/strapped out. <b>Fix:</b> Add PERST indication to RTD3 entry condition	<b>All</b>
70.0	<b>Cat-error observed during unplug and plug of Tapex card in S3 state</b>	<b>Sighting #:</b> <a href="#">1607175843</a> <b>Affected Component:</b> LC <b>Impact:</b> Cat-error observed during unplug and plug of the Tapex card in the S3 scenario. <b>Fix:</b> LC FW will ignore ACK from LSx, if it gets gated with domain reset request.	<b>All</b>
70.0	<b>P2P connection is not enumerating while swapping the ports during S4 cycle with TBT3 Akitio SP storage.</b>	<b>Sighting #:</b> <a href="#">1607203965</a> <b>Affected Component:</b> CM <b>Impact:</b> Sporadically P2P connection is not enumerating while swapping the ports during S4 cycle with TBT3 Akitio SP storage. <b>Fix:</b> TBT FW will disconnect the device if the cable_info is cleared during the Link bring up.	<b>All</b>
69.0	<b>Corrupted Vendor/Model names in Device_connected_notification of AR device</b>	<b>Sighting #:</b> <a href="#">1306400491</a> <b>Affected Component:</b> CM <b>Impact:</b> Corrupted Vendor/Model names displayed in Device_connected_notification of AR device. <b>Fix:</b> Reads the DWORD aligned buffers from AR device NVM.	<b>All</b>
69.0	<b>Device wake configuration</b>	<b>Sighting #:</b> N/A <b>Affected Component:</b> CM <b>Fix:</b> Restoring the device wake configuration back to default during SX entry, in case it was different from default.	<b>All</b>
69.0	<b>Merging fixes to default NVM</b>	<b>Sighting #:</b> N/A <b>Affected Component:</b> CM/LC <b>Fix:</b> Merge latest fixes between binary SKUs.	<b>All</b>
68.0	<b>CATERR observed in S3/S4 cycles on ICL</b>	<b>Sighting #:</b> <a href="#">1607154750</a> <b>Affected Component:</b> LC <b>Impact:</b> On an ICL RVP, CATERR's with post codes b503 and b504 are noticed when the system enters the S3 and S4 cycles respectively.	<b>All</b>
68.0	<b>Change presets value</b>	<b>Sighting #:</b> <a href="#">1409251995</a> <b>Affected Component:</b> LC <b>Fix:</b> TBT FW is updated in order to adjust the TX presets.	<b>All</b>



Issue Fixed in Release #	Title	Details	Affected SKUs
67.0	<b>P2P functionality fails during multiple hot plugs in S0 state</b>	<b>Sighting #:</b> <a href="#">1607134976</a> <b>Affected Component:</b> DP <b>Fix:</b> Fixed in TBT FW wherein we are increasing the CM Buffer to avoid over-run overrun and IOM FW that has a fix for TC Cold for update Cable Info registers.	<b>All</b>
67.0	<b>USB-C to DP display is not enumerating during S3</b>	<b>Sighting #:</b> <a href="#">1607094600</a> <b>Affected Component:</b> CM <b>Fix:</b> Increasing stack size from 0x700 to 0x900.	<b>All</b>
66.0	<b>CATERR on S3/S4 Exit when connected with TR EP + USB3 drive</b>	<b>Sighting #:</b> 1606775814, 1806785026 <b>Affected Component:</b> LC/CM <b>Impact:</b> CATERR is seen during S3/S4 cycles when connected TR dock or Tapex with USB3 drive. <b>Fix:</b> Send Go2SX command to CM only after PCIE RP is in D3 state	<b>All</b>
66.0	<b>CATERR on restart with AR dock + DP</b>	<b>Sighting #:</b> 1606682090 <b>Affected Component:</b> LC/CM <b>Impact:</b> CATERR observed at PC 0000 while performing Restart cycle with Two 4k display connected behind the TBT3 AR dock	<b>All</b>
66.0	<b>Sporadic autowake from S3/S4 fix</b>	<b>Sighting #:</b> 1607081833 <b>Affected Component:</b> LC/CM <b>Impact:</b> Sporadic autowake is observed from S3/S4 cycles with device populated behind the TBT3/TBT2 docks	<b>All</b>
66.0	<b>Wake using keyboard/mouse connected behind TBT3 dock</b>	<b>Sighting #:</b> 1606951643 <b>Affected Component:</b> LC/CM <b>Impact:</b> Wake from USB Keyboard/Mouse behind TBT3 docks (AR/TR) is not working from S3/S4 sporadically	<b>All</b>
64.0	<b>Disable CL1</b>	<b>Sighting #:</b> <a href="#">1306115076</a> <b>Affected Component:</b> CM <b>Fix:</b> Disable CL1 (only CL0s is enabled) in order to avoid CIO link hang on training after few hours of traffic	<b>All</b>
64.0	<b>RTD3 flow enhancement</b>	<b>Sighting #:</b> N/A <b>Affected Component:</b> CM <b>Fix:</b> RTD3 flow enhancements to improve performance by reducing device flash access.	<b>All</b>
63.0	<b>Support for quick restore</b>	<b>Sighting #:</b> N/A <b>Affected Component:</b> DP <b>Impact:</b> DP OUT would use TPS4 in case LT is performed in HBR3 and max TPS known is TPS2.	<b>All</b>



Issue Fixed in Release #	Title	Details	Affected SKUs
63.0	<b>PHY TX CTS</b>	<b>Sighting #:</b> N/A <b>Affected Component:</b> DP <b>Impact:</b> Support for test request when AUX request comes in as a burst (reading of 0x201 + some more DPCD registers).	<b>All</b>
63.0	<b>Vendor Specific Register</b>	<b>Sighting #:</b> N/A <b>Affected Component:</b> DP <b>Fix:</b> Fix for the corner case, where LC might change the DP plug state close to C10 entry.	<b>All</b>
63.0	<b>RTD3</b>	<b>Sighting #:</b> N/A <b>Affected Component:</b> DP <b>Fix:</b> Changes made to support RTD3.	<b>All</b>
62.0	<b>DP plug state close to C10 entry</b>	<b>Sighting #:</b> N/A <b>Affected Component:</b> DP <b>Fix:</b> Fix for the corner case, where LC might change the DP plug state close to C10 entry.	<b>All</b>
62.0	<b>RTD3 flow enhancement</b>	<b>Sighting #:</b> N/A <b>Affected Component:</b> CM <b>Impact:</b> Made some RTD3 flow enhancements to avoid conflict in Thunderbolt.	<b>All</b>
62.0	<b>CATERR on USB device Plug/Unplug</b>	<b>Sighting #:</b> <a href="#">1306170663</a> <b>Affected Component:</b> LC <b>Impact:</b> When the usb device is plugged/unplugged during S0, CATERR is noticed. <b>Fix:</b> W/A added to address this issue	<b>All</b>
61.0	<b>Redundant DP plug events</b>	<b>Sighting #:</b> <a href="#">1408276904</a> <b>Affected Component:</b> CP <b>Impact:</b> DP adapter ports on the thunderbolt controller, were sending plug event packets even when no device was connected. <b>Fix:</b> Block redundant DP plug events after C10.	<b>All</b>
61.0	<b>P2P connection</b>	<b>Sighting #:</b> <a href="#">1305999339</a> <b>Affected Component:</b> CM <b>Impact:</b> P2P functionality is not working when P2P connection is done during/after Sx cycle. <b>Fix:</b> Addressed by addressing CM-Driver interaction.	<b>All</b>
61.0	<b>CATERR on Sx Entry</b>	<b>Sighting #:</b> <a href="#">1305909590</a> <b>Affected Component:</b> LC <b>Impact:</b> System throws CATERR on Sx Entry with TBT Legacy Devices (Port Ridge). <b>Fix:</b> Addressed by Sx transition LC handling.	<b>All</b>